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Abstract
Efforts to push the performance of transistors for millimeter-wave and
microwave applications have borne fruit through device size scaling and the
use of novel material systems. III-V semiconductors and their alloys hold a
distinct advantage over silicon because they have much higher electron
mobility which is a prerequisite for high frequency operation. InGaAs/InP
pseudomorphic heterojunction bipolar transistors (HBTs) have
demonstrated fT of 765 GHz at room temperature and InP based high
electron mobility transistors (HEMTs) have demonstrated fMAX of 1.2
THz. The 6.1 A˚ lattice family of InAs, GaSb, AlSb covers a wide variety of
band gaps and is an attractive future material system for high speed device
development. Extremely high electron mobilities ∼ 30,000 cm2V−1s−1 have
been achieved in modulation doped InAs-AlSb structures. The work
described in this thesis involves material characterization and process
development for HEMT fabrication on this material system.
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Chapter 1
Introduction
Since its invention in 1959 by Kahng and Atalla at Bell Laboratories [1],
the MOSFET (metal-oxide-semiconductor field-effect transistor) has
become ubiquitous and is a component of every current generation digital
circuit. In order to switch such a device on and off, parasitic capacitances
need to be charged and discharged quickly. Current drive capability
fundamentally limits the maximum operating speed of these devices.
J = neevd (1.1)
vd = µeE (1.2)
J is the current density, ne the electron density, vd is the electron drift
velocity and µe is the electron mobility in the conduction channel. In order
to increase drive current, more electrons need to be moved faster.
Table 1.1 shows electron channel material parameters for different
material systems [2]. Higher electron mobility in the conduction channel
allows for higher drive current and higher speed. III-V semiconductors have
not replaced conventional silicon based MOSFETs in digital logic
applications for two primary reasons:
• Much lower hole mobility compared to electron mobility
• Fermi level pinning due to surface states [3] and the lack of an oxide
capable of unpinning them
Regardless of these limitations, compound semiconductor heterostructure
devices have been invaluable in high speed analog circuits that find use in:
• RF and microwave power amplifiers for cellular wireless
communication
• Atmospheric monitoring and remote sensing
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Table 1.1: Electron channel material parameters.
• Radar for both defense and automotive uses
• Security scanners at airports because clothing and organic material
are transparent at certain microwave frequencies
In addition to these uses, many III-V materials have a direct band gap,
which makes them light-emitters. These are being used for high speed
photonic integrated circuits for optical communication across thousands of
kilometers. As new material systems with attractive physical properties
become available due to improvements in crystal growth techniques, they
lay the foundation for the next generation of high speed devices.
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Chapter 2
III-V FET Development
2.1 The MESFET
The simplest type of FET on a III-V system is a MESFET
(metal-semiconductor field-effect transistor) and serves as a good segue into
the concept of a high electron mobility transistor (HEMT). The structure of
a depletion-mode n-channel GaAs MESFET is illustrated in Fig. 2.1. The
Figure 2.1: Schematic of an n-channel GaAs MESFET.
figure shows a MESFET fabricated using a simple process as detailed below:
1. Mesa isolation etch to electrically isolate the active device from
contact pads
2. Source and drain ohmic contact evaporation and annealing
3
3. Channel and gate recess etch and gate contact evaporation
2.2 Operation of a Depletion Mode N-Channel GaAs
MESFET
The value of W depends on the contact potential of the Schottky barrier
gate as W =
√
2V0/Nd [4] where V0 and Nd are the contact potential of
the Schottky barrier gate and channel carrier concentration respectively.
Since a > W in this device, the channel is conducting with a 0 V gate bias.
A small bias on the drain results in current flow between source and drain.
This simultaneously reverse biases the gate-drain junction and widens the
depletion region. This narrows the channel and increases RDS which
changes the dependence of ID on VDS to sub-linear. When W = a, the
channel vanishes and the current saturates. For 0 V gate bias this voltage
can be determined from W =
√
2[V0 + Vd(sat)]/Nd = a. Reverse biasing
the gate results in widening of the depletion region. For zero source-drain
bias, the condition for channel pinch-off gives W =
√
2[V0 − Vt]/Nd = a .
This defines the threshold voltage for turning off the depletion mode device.
A quantitative analysis [4] of the dependence of IDS on VDS and VGS yields
gmi ≡ ∂IDS
∂VGS
| = CG
τ
(2.1)
where gmi is the intrinsic transconductance of the MESFET and CG is the
total gate capacitance. Transconductance gmi is a measure of the ability of
the gate to control the drain current. In order to increase the
transconductance without increasing CG it is necessary to decrease the
transit time τ . In field-effect devices this is done by increasing the electron
drift velocity (mobility) in the channel and decreasing the length of the
channel by reducing gate length [5]. In bipolar devices the base layer
thickness is reduced and emitter width is scaled [6]. This two-pronged
approach for increasing device speed is summarized as:
1. The use of new materials with higher electron mobility
2. Device scaling by using new lithographic and processing techniques
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2.3 Modulation Doping
The MESFET structure is not optimized to exploit the high electron
mobility of III-V semiconductors. The principle low temperature scattering
mechanism in III-V’s is ionized impurity scattering [7] which arises from
scattering of charged particles by the Coulomb potential of ionized dopants.
Figure 2.2: Temperature variation of Hall mobility with increasing doping
level. (a) has the lowest doping level and (e) the highest [7].
As Fig. 2.2 shows, this effect can be mitigated by reducing the doping
level [7]. This approach is not conducive for high speed device operation
because of the requirement of high carrier concentrations. In 1978 Ray
Dingle and his colleagues at Bell labs developed modulation doping. In this
technique the physical location of the ionized impurities is separated from
the generated carriers by using a heterojunction [8]. Quantum wells are
formed in heterojunction superlattices with alternating high and low band
gap. The presence of a continuous Fermi level causes appreciable band
bending in these structures and results in the formation of
pseudo-triangular quantum wells at the heterojunctions as shown in Fig.
2.3. The potential difference ∆Ec between the barrier and channel material
will cause the electrons to preferentially occupy the quantum well in the
low gap material and form a 2-dimensional electron gas (2DEG). If the low
gap material is undoped, then the mobility of the electrons in the 2DEG
5
Figure 2.3: Energy band diagram for n-doped and undoped
AlxGa1−xAs-GaAs superlattices [8].
does not suffer ionized impurity scattering and this leads to a huge
improvement in low temperature mobility as detailed in Fig. 2.4. This
technique affords an order of magnitude mobility improvement over uniform
doping. It effectively tackles the apparent mobility-carrier concentration
tradeoff by separating the scattering centers from the electrons. Since both
high mobility and high carrier concentration are required for increased
current drive capability to facilitate high speed operation, modulation
doped structures are a natural candidate for fast field-effect devices.
Modulation doping also works for p-channel devices where the majority
carriers are holes. By choosing materials and doping that set the Fermi
level below the valence band edge, a 2-dimensional hole gas is generated
which functions as the conduction channel.
6
Figure 2.4: Temperature dependence of electron mobility in bulk GaAs and
UD and MD superlattices. The shaded area includes most of the MD data
[8].
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Chapter 3
HEMT: High Electron Mobility Transistor
3.1 Invention
The mobility enhancement afforded by the modulation doping technique
was used to create a new type of FET. This device was coined the high
electron mobility transistor (HEMT) by the engineers at Fujitsu, Japan,
who first reported it [9]. It utilizes the 2DEG as the conducting channel
and the gate bias to affect carrier concentration within the channel, leading
to three-port operation. The epitaxial layers were grown using molecular
beam epitaxy on a Cr-doped semi-insulating GaAs substrate. The device
structure is shown in Fig. 3.1 and the band structure near the channel is
shown in Fig. 3.2 [9]. The process employed to fabricate it [9] was
1. Mesa isolation etch to undoped GaAs layer to electrically isolate the
active region
2. Source and drain ohmic contact evaporation and annealing
(gold-germanium alloy capped with gold)
3. Aluminum rectifying contact deposition on undoped GaAs layer
3.2 Operation of a Depletion Mode AlxGa1−xAs/GaAs
HEMT
An ideal triangular QW structure has an infinitely high vertical barrier on
one side and a constant slope on the other side. The energy eigenvalues are
described by Airy functions [4]. In a real AlxGa1−xAs/GaAs structure,
however, ∆Ec is finite and the energy barrier on the other side is sub-linear.
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Figure 3.1: Device structure of the first reported HEMT according to
process details provided in the device invention paper.
The gate bias controls the Fermi level position in the triangular QW and
therefore the sheet charge density in the 2DEG. This modulates the
source-drain current for a given source-drain bias. The analysis based on
Fig. 3.3 below assumes depletion mode behavior since this is applicable to
the material system that is currently under investigation.
Assumptions of analysis:
1. The barrier beneath the gate is completely depleted for all bias
conditions.
2. A spacer of thickness Wsp consisting of undoped AlxGa1−xAs is
inserted between the modulation doping and the channel to limit
effects of Coulomb interaction between ionized impurities in the
barrier and carriers in channel that results in mobility degradation [4].
This is a standard feature in HEMT design.
Using equilibrium field analysis [4] the total potential drop Vi can be
represented as Vi = Vp − qNsWd where Vp = qNs(Wd−Wsp)
2
2
is defined as the
pinch-off voltage. From the band diagram in Fig. 3.3 it is easily seen that
Vi = φm − VGS − ∆EC−EFq where φm is the metal work function. This allows
9
Figure 3.2: Energy diagram of a selectively doped AlxGa1−xAs-GaAs
heterojunction.
Figure 3.3: Energy band model of an AlxGa1−xAs/GaAs HEMT under a
negative gate bias VGS < 0.
us to cast the sheet charge density in terms of band parameters and the
voltage applied by the gate across the heterostructure
NS =

qWd
[
VGS −
(
φm − Vp − ∆ECq + ECq
)]
. The threshold voltage VT can
be represented as VT ≡ φm − Vp − ∆EC−EFq . When the gate bias equals the
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threshold voltage, the 2DEG vanishes and the device turns off. In addition,
the probability density function for the 2DEG has a maximum at a distance
∆W from the heterojunction interface. This yields an effective expression
for sheet charge density NS ∼= q(Wd+∆W ) [VGS − VT ]. For a given epitaxial
structure the metal work function φm and conduction band discontinuity
∆EC are fixed. The major term controlling the threshold is the pinch-off
voltage Vp. An analysis of the drain current [4] yields
IDS =
µZ
L(Wd+∆W )
[
(VGS − VT )VDS − V
2
DS
2
]
where Z is the width of the
channel, L is the length, and µ is the electron mobility in the channel. Like
the MESFET, the transconductance gm measures the effectiveness of gate
bias voltage in controlling the drain current.
gm ≡ ∂IDS
∂VGS
|VDS =
ZVDS
(Wd + ∆W )
.
µ
L
(3.1)
Just like the MESFET, this figure of merit can be increased with the
two-fold approach of material optimization and lithographic scaling.
3.3 HEMT Epitaxial Design Optimization
The expression for sheet charge density in the 2DEG is (9.33) [4]
∆EC − Ed = q
2
2Nd
N2S +
(
q2Wsp
2
+
h2
2pim∗
)
NS + E0 (3.2)
where E0 is the ground state energy eigenvalue for the quantum well
structure formed at the heterojunction. This expression can aid a
qualitative analysis of methods of optimizing HEMT performance.
Developments in HEMT technology are discussed with this perspective in
the following paragraphs.
A large NS is desirable for increasing current drive capability. A large
conduction band discontinuity favors this optimization. Table 3.1 compares
the values of ∆EC for three material systems.
The AlSb/InAs system has a much greater conduction band discontinuity
than the other commonly used barrier/channel combinations. In addition,
from the above expression for transconductance, higher electron mobility is
another optimization that results from the choice of the AlSb/InAs system
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Table 3.1: Conduction band discontinuity for common III-V
heterostructures.
[10, 2]. The quality of the heterojunction interface between the barrier and
channel layers is of critical importance [4]. An extremely flat and smooth
interface is required to minimize additional scattering that will compromise
the electron mobility in the channel. Careful, well calibrated crystal growth
is very important in order to achieve this.
Initially, in the AlxGa1−xAs-GaAs modulation Si-doped heterostructure
the DX center deep level was a problem that needed to be tackled in order
to achieve a larger ∆EC . It manifested as an increase in NS upon sample
illumination as a result of the persistent photoconductivity effect associated
with this type of deep level. The threshold voltage shifts and parallel
conduction channels that result from this effect degraded HEMT reliability.
The DX center problem was not observed for low Al composition in the
barrier; however, this limited the ∆EC achievable. In order to counter this,
delta doping was utilized. In this scheme all the dopants are deposited on
the same growth plane (within a few monolayers). The rest of the
AlxGa1−xAs is undoped which minimizes the DX center problem as well as
parallel conduction. This doping technique is now standard and is also used
in the material system that is the subject of this work. Another
optimization resulting from the AlxGa1−xAs-GaAs system development has
been the pseudomorphic-HEMT. The DX center problem restricts the
maximum Al composition in the barrier, and therefore in order to maximize
∆EC we must resort to lowering the channel conduction band. This was
accomplished by using a thin, strained InGaAs layer for the channel [4]. As
long as the channel thickness is less than the critical strained thickness,
dislocations are minimized. Another advantage of this strained channel is
the higher electron mobility in InGaAs. With these techniques in mind, we
are in a position to examine the epitaxial structure that is the subject of
this work.
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Chapter 4
InAs/AlSb HEMT Structure
4.1 Epitaxial Structure
Figure 4.1 details the material that is the subject of this work. The
epitaxial growth is performed by the National Central University of Taiwan.
The n-channel material is Te delta-doped and the p-channel material is Be
delta-doped. All other epitaxial layers are intrinsically doped.
Figure 4.1: Epitaxial structure of AlSb/InAs and AlSb/InGaSb HEMT
material.
4.2 Material Parameters
The epitaxial layers are grown on a lattice mismatched SI-GaAs substrate.
The AlSb buffer is designed to accommodate the 7 % lattice mismatch [2].
The Al0.7Ga0.3Sb etch stop layer serves to accommodate more of this lattice
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mismatch as well as provide a stable mesa floor by protecting the
underlying AlSb against oxidation [10, 11, 12]. The thin GaSb layer is used
to protect the AlSb top barrier against oxidation as a result of gate recess.
However, GaSb capped AlSb is known to provide surface state doping for
the quantum well and the InAs cap is used to minimize this effect [10]. The
In0.5Al0.5As secondary barrier is known to enhance the insulating property
of the AlSb barrier and provides a layer that can be used for a recessed gate
process for high performance devices. In addition it presents a hole barrier
that reduces gate leakage current [12]. The equilibrium band diagram of
this material system as generated by SimWindows [13] is shown in Fig. 4.2.
The model solid theory is used to calculate the band offsets and linear
interpolation is used for the vacuum valence band energy determination of
the In0.5Al0.5As ternary alloy.
Figure 4.2: Equilibrium band diagram of InAs channel material [Wafer 507].
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Chapter 5
Material Characterization and Processing
Initial characterization of the material was done with respect to the three
basic requirements for HEMT processing. The material used in this process
was InAs n-channel material. Since the ohmic contact stack to this material
was known, it was chosen for ease of processing relative to the p-channel
material.
5.1 Active Area Isolation
Cl2 : Ar based ICP etching has been reported for a very similar crystal
structure [12] and is used as a baseline to develop a mesa isolation process
for the provided material. The recipe uses a 2:20 sccm ratio of Cl2 : Ar,
pressure setpoint 5 mTorr, RF1 30 W, RF2 100 W. These settings generate
a DC bias of approximately 60 V which can vary with chamber conditions.
This etch is performed for 2.5 min and subsequent profilometry yields a
mesa height of 280 nm which guarantees the etch stopping in the AlGaSb
layer. This is important because the AlSb layer is known to oxidize readily
[10, 11, 12] and lead to a leakage path along the oxide that results in the
shorting of probe pads. In order to determine level of process integration of
this isolation method, the sample was subjected to standard process steps
after ICP isolation. After the high temperature cure of the PMGI liftoff
resist, there is a dramatic increase in conductivity of the AlGaSb layer. The
field is directly probed with DC probes and the results are presented in Fig.
5.1.
Hydrogen is known to compensate dopants in semiconductors [4] and has
been used for device isolation [14] and current confinement [15, 16]. A high
pressure, low frequency hydrogen plasma [14, 15] is used as the source of
the protons. The active areas of sample to be passivated are masked using
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Figure 5.1: Isolation resulting from dry etching.
SiO2 [14, 15] and the sample is heated in the presence of this plasma. The
protons diffuse into the lattice where they compensate donors and acceptors
[4]. Given our equipment restrictions, only a low pressure, high frequency
H2 plasma is available and the sample temperature cannot be controlled. In
order to develop a process using these constraints, a high DC bias was
employed in order to use physical bombardment to compensate for the lack
of thermally assisted diffusion. Seventy nanometers of PECVD deposited
silicon nitride (SiNx) was successfully demonstrated as a mask for this
process. An interesting point to note is the dramatic improvement in
isolation upon the thermal cure for the PMGI liftoff resist which is believed
to indicate thermally assisted diffusion of the hydrogen from the surface.
The electrical data in Fig. 5.2 is obtained from probing between 5 µm
spaced unprotected as well as masked TLM structures in Fig. 5.3. The H2
plasma approach affords five orders of magnitude better isolation between
alloyed metal probe pads at approximately 1 V bias.
5.2 Source and Drain Ohmic Contacts
The cap layer of InAs is undoped and, on Ti/Pt/Au metallization, yields
non-ohmic contacts. The AuGe eutectic alloy is used to form a contact to
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Figure 5.2: Isolation resulting from hydrogenation.
Figure 5.3: Actual TLM structures used to determine isolation.
the 2DEG. After mesa isolation TLM data is used to extract Rc, Rs and to
confirm ohmic behavior. The alloy requires a 5 min heat treatment in a N2
furnace at 300 ◦C. The deposition of SiNx requires a minimum of 10 min
inside a 300 ◦C PECVD chamber. Performing this after the metallization
results in spiking of the AuGe alloy which introduces thermal budget
concerns in our process. The AuGe alloy is known to spread laterally and
can cause a source-drain short which will result in device failure. In order
to accommodate both the isolation and thermal constraints, an improved
liftoff process for the source and drain contacts is developed. Using the
baseline liftoff process, the etching of the SiNx through the S/D contact
window and subsequent deposition of metal will result in a gap between the
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metal and nitride above the channel which shall then be exposed to the
mesa isolation rendering the active area passivated, and the device dead.
This happens because of the requirement of a re-entrant profile for a bilayer
liftoff process and is shown in Fig. 5.4. A new, thick resist is used for the
Figure 5.4: Limitation of baseline liftoff process vis-a-vis masking of active
region.
top layer and the dimension of the contact window is enlarged after nitride
etching by oxygen etchback of the resist Fig. 5.5. This process affords more
Figure 5.5: Effective masking using thicker top resist and oxygen etchback
after nitride removal.
flexibility because of the elimination of the thermal budget and its
deleterious effects.
5.3 Gate Schottky Contact
We have experimentally determined the Ti/Pt/Au stack to form a Schottky
contact on the InAs layer. However, the high DC bias and power level of
the H2 plasma isolation step results in etching of the epitaxial layer. This
results in leaky gate contacts that have made process integration more
challenging than anticipated. A buffered oxide etch (BOE) has been
employed to remove the nitride. This is known not to attack InAs, as is
evident from the smooth surface upon which the gate is deposited.
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However, BOE attacks the Al in the AlGaSb layer and leads to the rough
surface between the isolated mesa and the gate pad. The SEM capture in
Fig. 5.6 shows a clearly visible etched mesa and etched AlGaSb. This
leakage is quantified in Fig. 5.7.
Figure 5.6: Buffer exposed to BOE.
Figure 5.7: Leakage resulting from etching of AlGaSb.
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Chapter 6
Current Limitations and Future Work
6.1 Layout Limitations
Figure 6.1 is a to-scale ADS-generated representation of the large area
device that is under discussion here. The S/D contact pads and gate tie are
deposited at the same time and therefore all of them are alloyed to the
channel. This poses a problem for a process flow that starts with gate metal
Figure 6.1: ADS schematic of device.
deposition on the InAs layer which is known to yield Schottky contacts.
The gate fingers will mask the H2 plasma in the area between the mesa and
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gate tie. Consequently, the gate tie will be hard-shorted to the channel. An
alternate process involving depositing the S/D pads and gate tie on SiNx is
currently under development. This process requires a complex mesa
realignment and image reversal and is therefore unsuited for the submicron
gate process which imposes much tighter tolerances on realignment.
6.2 Suggested Future Work
A new layout optimized for HEMT processing on the AlSb/InAs material is
currently under development. Upon successful fabrication of a large area
HEMT showing excellent contacts and isolation, the process shall be
integrated into a flow that will allow for submicron gates (Lg = 40 nm) to
be employed. In addition AFM characterization shall be used to determine
an optimum gate recess process. Bringing these aspects together in
harmony will be critical to the fabrication of a device with excellent
high-frequency operation.
Upon completion, the devices will be measured using the HP8510
Parametric Network Analyzer. On-wafer calibration structures will be
fabricated by employing NiCr resistors. The measured S-parameters will
then be de-embedded to extract true device microwave performance in
terms of fT and fMAX .
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Chapter 7
Conclusion
The 6.1 A˚ lattice system of InAs, GaSb, AlSb has been shown to have
great potential in the area of high speed HEMT fabrication. These devices
will push the limits of wireless communication, imaging and security
applications worldwide. Using a novel and relatively immature material
system is a very exciting and challenging proposition. Processes and device
layouts cannot simply be ported over from existing systems and require
extensive development to be viable. The process development thus far has
been extremely encouraging and there is no doubt that successful
integration with a submicron gate technology will yield ground-breaking
results [17].
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